LH521002B

FEATURES

- Fast Access Times: 17/20/25/35 ns
- JEDEC Standard Pinouts
- Low Power Standby when Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention (L Version)
- · Packages:

28-pin, 300-mil SOJ (Preliminary) 28-pin, 400-mil SOJ

FUNCTIONAL DESCRIPTION

The LH521002B is a high-speed 1M-bit static RAM organized as 256K×4. A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable (\overline{E}) reduces power to the chip when \overline{E} is HIGH. Standby power drops to its lowest level when \overline{E} is raised to within 0.2 V of Vcc.

Write cycles occur when both (\overline{E}) and Write Enable (\overline{W}) are LOW. Data is transferred from the DQ pins to the memory location specified by the 18 address lines.

Read cycles occur when \overline{E} is LOW and \overline{W} is HIGH. A Read cycle will begin upon an address transition, on a falling edge of \overline{E} , or on a rising edge of \overline{W} .

The 'L' version willretain data down to a supplyvoltage of 2 V. A significantly lower current can be obtained (IDR) under this Data Retention condition. CMOS Standby Current (ISB2) is reduced on the 'L' version with respect to the standard version for those applications needing reduced power consumption.

High frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high frequency decoupling capacitors, are desirable. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS




Figure 1. Pin Connections for SOJ Package




Figure 2. LH521002B Block Diagram

TRUTH TABLE

Ē	G	W	MODE	DQ	lcc		
Н	Х	Х	Standby High-Z		Standby High-Z		Standby
L	Н	Н	Selected	High-Z	Active		
L	L	Н	Read	Data Out	Active		
L	Χ	L	Write	Data In	Active		

NOTE:

X = Don't Care, L = LOW, H = HIGH

PIN DESCRIPTIONS

PIN	DESCRIPTION
A ₀ – A ₁₇	Address Inputs
$DQ_0 - DQ_3$	Data Inputs/Outputs
Ē	Chip Enable
W	Write Enable
G	Output Enable
V _{CC}	Positive Power Supply
Vss	Ground

SHARP 4-203

LH521002B CMOS 256K \times 4 SRAM

ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
DC Output Current ²	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
T _A	Temperature, Ambient	0		70	οС
Vcc	Supply Voltage	4.5	5.0	5.5	V
V _{SS}	Supply Voltage	0	0	0	V
V _{IL}	Logic '0' Input Voltage 1	-0.5		0.8	V
VIH	Logic '1' Input Voltage	2.2		V _{CC} + 0.5	V

NOTE:

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC1}	Operating Current ¹	t _{CYCLE} = 17 ns		105	155	mA
I _{CC1}	Operating Current ¹	t _{CYCLE} = 20 ns		95	140	mA
I _{CC1}	Operating Current ¹	t _{CYCLE} = 25 ns		85	125	mA
I _{CC1}	Operating Current ¹	tcycle = 35 ns		85	125	mA
I _{SB1}	TTL Standby Current	$\overline{E} \ge V_{IH}, t_{CYC} = 17 \text{ ns}, I_{OUT} = 0$			50	mA
I _{SB1}	TTL Standby Current	$\overline{E} \ge V_{IH}$, toyo = 20 ns, $I_{OUT} = 0$			45	mA
I _{SB1}	TTL Standby Current	$\overline{E} \ge V_{IH}$, $t_{CYC} = 25$ ns, $I_{OUT} = 0$			40	mA
I _{SB1}	TTL Standby Current	$\overline{E} \ge V_{IH}$, $t_{CYC} = 35$ ns, $I_{OUT} = 0$			35	mA
I _{SB2}	Standby Current	$\overline{E} \ge V_{CC} - 0.2 \text{ V}, t_{CYC} = 0, I_{OUT} = 0$			10	mA
ILI	Input Leakage Current	$V_{IN} = 0 V \text{ to } V_{CC}$	-2		2	μΑ
I _{LO}	I/O Leakage Current	V _{IN} = 0 V to V _{CC}	-2		2	μΑ
V _{OH}	Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4			V
V _{OL}	Output Low Voltage	I _{OL} = 8.0 mA			0.4	V

NOTE:

4-204 SHARP

^{1.} Negative undershoot of up to 3.0 V is permitted once per cycle.

^{1.} Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

CAPACITANCE 1,2

PARAMETER	RATING
C _{IN} (Input Capacitance)	7 pF
C _{DQ} (I/O Capacitance)	8 pF

NOTE:

- 1. Capacitances are maximum values at 25°C measured at 1 MHz with $V_{BIAS} = 0\ V$ and $V_{CC} = 5.0\ V.$
- 2. Guaranteed but not tested.




Figure 3. Output Load Circuit

DATA RETENTION CHARACTERISTICS (For LH521002B-##L Version Only)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DR}	V _{CC} for Data Retention		2			V
I _{SB2}	Standby Current	$\label{eq:energy_equation} \begin{split} \overline{E} & \geq (V_{CC} - 0.2 \text{ V}) \\ V_{IN} & \geq (V_{CC} - 0.2 \text{ V}) \text{ or } \leq 0.2 \text{ V}, \\ t_{CYC} & = 0, \ l_{OUT} = 0 \end{split}$			1.5	mA
ICCDR	Data Retention Current	$V_{CC} = 3 \text{ V}, \overline{E} \ge (V_{CC} - 0.2 \text{ V})$			250	μΑ
tcdrs	Deselect to D.R. Time		0			ns
t _R	Operation Recovery Time		t _{RC}			ns

DATA RETENTION TIMING

For data retention mode, $\overline{E} \ge V_{CC} - 0.2$ V. All other inputs must meet: $V_{CC} - 0.2$ V $\le V_{IN} \le 0.2$ V.




Figure 4. Data Retention Timing

SHARP 4-205

LH521002B CMOS 256K × 4 SRAM

AC ELECTRICAL CHARACTERISTICS ¹ (Over Operating Range)

SYMBOL	DESCRIPTION	-17		-20		-25		-35		UNITS
	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONTO
		R	EAD C	YCLE						
t _{RC}	Read Cycle Timing	17		20		25		35		ns
t _{AA}	Address Access Time		17		20		25		35	ns
toh	Output Hold from Address Change	3		3		3		3		ns
t _{EA}	E Low to Valid Data		17		20		25		35	ns
t _{ELZ}	E Low to Output Active ^{2,3}	5		5		5		5		ns
t _{EHZ}	E High to Output High-Z ^{2,3}		8		8		10		15	ns
t _{GA}	G Low to Valid Data		7		7		8		12	ns
t _{GLZ}	G Low to Output Active ^{2,3}	0		0		0		0		ns
t _{GHZ}	G High to Output High-Z ^{2,3}		6		6		10		20	ns
t _{PU}	E Low to Power Up Time ³	0		0		0		0		ns
t _{PD}	E High to Power Down Time ³		17		20		25		35	ns
		V	/RITE C	YCLE						
t _{WC}	Write Cycle Time	17		20		25		35		ns
t _{EW}	E Low to End of Write	12		12		15		20		ns
t _{AW}	Address Valid to End of Write	12		12		15		20		ns
t _{AS}	Address Setup	0		0		0		0		ns
t _{AH}	Address Hold From End of Write	0		0		0		0		ns
t _{WP}	W Pulse Width	12		12		15		20		ns
t _{DW}	Input Data Setup Time	9		9		10		12		ns
t _{DH}	Input Data Hold Time	0		0		0		0		ns
t _{WHZ}	W Low to Output High-Z ^{2,3}	0	7	0	8	0	10	0	15	ns
t _{WLZ}	W High to Output Active ^{2,3}	3		3		3		3		ns

NOTES:

- 1. AC Electrical Characteristics specified at 'AC Test Conditions' levels.
- 2. Active output to High-Z and High-Z to output active tests specified for a ± 200 mV transition from steady state levels into the test load. $C_{Load} = 5$ pF.

3. Guaranteed but not tested.

4-206 SHARP

TIMING DIAGRAMS - READ CYCLE

Read Cycle No. 1

Chip is in Read Mode: \overline{W} is HIGH, \overline{E} and \overline{G} are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

Read Cycle No. 2

Chip is in Read Mode: \overline{W} is HIGH. Timing illustrated for the case when addresses are valid while \overline{E} goes LOW. Data Out is not specified to be valid until tea, but may become valid as soon as telz. Outputs will transition from High-Z to Valid Data Out. Data Out is valid after both tea and tea are met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

SHARP 4-207

LH521002B CMOS 256K × 4 SRAM

TIMING DIAGRAMS – WRITE CYCLE

Addresses must be stable during Write cycles. \overline{E} or \overline{W} must be HIGH during address transitions. The outputs will remain in the High-Z state if \overline{W} is LOW when \overline{E} goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.

Write Cycle No. 1 (W Controlled)

Chip is selected: \overline{E} and \overline{G} are LOW. Using only \overline{W} to control Write cycles may not offer the best device performance, since both twHz and tpW timing specifications must be met

Write Cycle No. 2 (E Controlled)

 \overline{G} is LOW. DQ lines may transition to Low-Z if the falling edge of \overline{W} occurs after the falling edge of \overline{E} .




Figure 7. Write Cycle No. 1






Figure 8. Write Cycle No. 2

PACKAGE DIAGRAMS




28-pin, 300-mil SOJ (Preliminary)



28-pin, 400-mil SOJ

LH521002B CMOS 256K \times 4 SRAM

ORDERING INFORMATION



4-210 SHARP